Memory Utilization of Processor Allocator for NoC-based Chip Multiprocessors with Mesh Topology

نویسندگان

  • Dawid Zydek
  • Henry Selvaraj
  • Laxmi Gewali
چکیده

Chip MultiProcessors (CMPs) have become the primary method of build high-performance microprocessors. Besides speed, major elements such as processing elements and network on chip, allocation and management of on-chip processors are also important factor to achieve high efficiency of future CMPs. In this paper, the authors study a Processor Allocator (PA), especially the issue of its memory utilization. All known important processor allocation schemes with busy array, busy list and free list are presented and compared based on their memory aspects. The presented results show that the PA implemented using busy array uses significantly less amount of memory, that is the key issue in implementing a fast, energy and space efficient PA on the same die as CMP.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Cost-aware Topology Customization of Mesh-based Networks-on-Chip

Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...

متن کامل

Energy characteristic of a processor allocator and a network-on-chip

Energy consumption in a Chip MultiProcessor (CMP) is one of the most important costs. It is related to design aspects such as thermal and power constrains. Besides efficient on-chip processing elements, a well-designed Processor Allocator (PA) and a Network-on-Chip (NoC) are also important factors in the energy budget of novel CMPs. In this paper, the authors propose an energy model for NoCs wi...

متن کامل

Location of Processor Allocator and Job Scheduler and Its Impact on CMP Performance

High Performance Computing (HPC) architectures are being developed continually with an aim of achieving exascale capability by 2020. Processors that are being developed and used as nodes in HPC systems are Chip Multiprocessors (CMPs) with a number of cores. In this paper, we continue our effort towards a better processor allocation process. The Processor Allocator (PA) and Job Scheduler (JS) pr...

متن کامل

Cube NoC based on Hybrid Topology

In computing field, demand of speed is going beyond the limit, thus to satisfy the high-end needs, multi-core processors are playing its crucial role. As far as multicore is concerned, there are few difficulties to be optimized for the promising future processor infrastructure, SoC(System on chip) based processor is being replaced with NoC(Network on Chip). NoC is expected to overcome the limit...

متن کامل

3D Network-on-Chip with on-chip DRAM: an empirical analysis for future Chip Multiprocessor

With the increasing number of on-chip components and the critical requirement for processing power, Chip Multiprocessor (CMP) has gained wide acceptance in both academia and industry during the last decade. However, the conventional bus-based onchip communication schemes suffer from very high communication delay and low scalability in large scale systems. Network-on-Chip (NoC) has been proposed...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013